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[57] . ABSTRACT
A class of power converters is disclosed for supplying
direct current at one voltage from a source at another
voltage which includes a simple passive circuit ar-
rangement of solid-state switches, inductors, and ca-
pacitors by which the output voltage of the converter
tends to remain constant in spite of changes in load.
The switches are sensitive to the current flowing in the
circuit and are employed to permit the charging of ca-
pacitance devices in accordance with the load require-
ments. Because solid-state switches (such as SCR's)
may be used with relatively high voltage and because
of the inherent efficiency of the invention that permits
relatively high switching frequencies, power supplies
built in accordance with the invention, together with
, their associated cabling, can be substantially lighter in
weight for a given output power level and efficiency of
operation than systems of the prior art.
23 Claims, 11 Drawing Figures
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LOAD INSENSITIVE ELECTRICAL DEVICE cordance with the invention, together with their asso-
STATFMFNT OF POPFMnFlSirY ciated cabling can ** substantially lighter in weight forS FA I EMbNT OF COPENDENCY
 a gjven output pQWer ,eve, and a gjven efficiency of
This is a division of application Ser. No. 810,579 filed operation than systems constructed in accord with the
Mar. 26, 1969, now U.S. Pat. No. 3j621,362. 5 prior art. Reduction in weight is particularly significant
nuir.iN OF THF iMVFWTinM in systems intended for use in spacecraft, aircraft, hy-ORIGIN OF THE INVENTION
 drofoi| and hovercraft, or man.carried equipment, and
The invention described herein was made by an em- -the like.
ployee of the United States Government and may be IMMAR v OF THF IMVFMTJOM
manufactured and used for or by the Government for 10 SUMMARY OF THE INVENTION
Governmental purposes without the payment of any A feature by which the above-mentioned objects are
royalties thereon and therefor. attained is through an interconnection of series-
R Ar KOROl INn OF THF INVFNTION resonant circuits each comprising inductances and ca-
BACKGROUND OF THE INVENTION
 pacitors in the paths of flow of load current and eventu-
This invention relates to power supplies, and more 15 ally a terminal capacitance across the load, the inter-
particularly to power supplies of the kind known as DC connection such that the connections between indue-
to DC converters. . lances and capacitances may be closed and opened by
In the early days of the electrical industry it was com- semiconductor switches.
mon to convert alternating current to direct current by Before considering the invention in detail, it may be
means of a resonant contactor .tuned to interrupt the 20 well to consider the relationship between input voltage
current at the instant of zero voltage. Tuning of the me- and output voltage, which is presented for purposes of
chanical devices could not be perfect, and they were clarification:
subsequently replaced by rectifiers which were not sub- /„ = TJ
 r /, where
ject to wear but were substantially less than perfect /„ = output voltage
switches. Now, solid-state switches approach the ideal 25 ^ = conversion efficiency
in performance and there has been a rebirth of switch-
 r = scaling constant
ing-type converters. A theoretically perfect switch dis- /, = input voltage.
sipates no energy, so efficiencies approach 100 per- The scaling constant
 T is determined to suit the spe-
cent. cific objective. The arrangement, of interconnections,
Moreover, switching schemes involving such tech- 30 as discussed further on, will be applied to achieve this
niques as pulse-frequency modulation and pulse-width purpose. The efficiency of conversion 0 < TJ < 1
modulation provide a measure of proportional control, incorporates the departure from unity of power trans-
while retaining the inherent high efficiency of the fer, due to ohmic losses in the elements of power trans-
switching operation. fer and control.
It is a common requirement that a power supply 35 With reference now to the present invention, the en-
should maintain a constant output voltage. Devices, ergy derived from an appropriate D.C. source is trans-
termed "voltage regulators" have been available which ferred along series and/or parallel paths or successive
control a source or a flow of current to maintain a volt- capacitors through successive resonant circuits in a
age constant across a load in spite of fluctuations in succession of discrete current pulses. Each of these
source potential or load current. These regulators pro- 40 pulses is initiated by a timer circuit which causes the
vide control to any practical degree but at a cost in sys- closing of the respective semiconductor switch, and
tem complexity, reliability and efficiency. terminated by the inherent inability of such a solid-
Accordingly, it is an object of the present invention state switch to admit a reverse current flow. The termi-
to improve power converters. nal capacitor and the smoothing inductor connected to
It is a further object of the present invention to im- 45 it are the immediate source of current for the load. The
prove the efficiency of power conversion systems. charge on the terminal capacitor is replenished by a
It is a further object of the present invention to con- time-varying current through the inductor. When the
vert power at a first potential to a second (higher or preceding switch through the action'of the timer circuit
lower) potential, the second potential being maintained is closed to initiate an increase of inductor current,
substantially constant despite changes of current in a then the voltage on the next-preceding capacitor which
load. feeds current to the smoothing inductor is at its lowest
It is another object of the present invention to pro- ebb. The heavier the load, the lower its voltage. Cur-
vide a class of power converters for supplying direct rent surges into this capacitor in proportion to the dif-
current at one voltage from a source at another voltage ference between this voltage and the time-average po-
which includes a simple passive circuit arrangement of tential of that capacitor. The lower the voltage drops,
solid-state switches, inductors and capacitors by which the greater the potential difference, and the greater the
the output voltage of the converter tends to remain current. This current flowing in the surge which re-
constant in spite of changes in load. charges this capacitor does not stop when it is re-
Trie use of the term "inductors" herein comprehends ,_ charged to source potential, but is then at its maximum
chokes, autotransformers, transformers of two Or more strength and tends, by reason of the inductance to con-
windings and the like, as the use requires. tinue to flow through the switch and its associated in-
Because available solid-state switches as exemplified ductor into the capacitor until the voltage crest is
by so-called rectifiers and more specifically, Silicon reached which exceeds the average potential by almost
Controlled Rectifiers (SCR's), may be used with rela-
 6J the same amount by which the average exceeded the
lively high voltages, and because of the inherent effi- capacitor potential when the surge commenced,
ciency of the circuits employed that permit a relatively At this point, as the current falls to zero, the switch
high switching frequency, power supplies built in ac- is opened to hold the peak potential on the terminal ca-
3,808,511
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pacitor which then gives up its charge to the load as its C0 is long compared to the time T0 between the peri-
potential falls. If the load is the same as in the previous odic switch closures of the circuit, i.e., T0«ir VLoCo
cycle the average capacitor voltage will be substantially such that dljdt =0 for nT0<t<(.n+l )Ta, which is to say
equal to the supply voltage. If the load increases so as the load current /0 is essentially constant from one
to reduce the average capacitor voltage and the mini- 5 switch closure to the next, and (2) the resistive compo-
mum voltage reached, during a particular cycle, the cir- nents of the respective circuit elements are negligible,
cuit automatically compensates by increasing the surge Both assumptions are justifiable in typical designs and
of current and the resulting peak capacitor voltage for analysis based on them is generally satisfactorily. The
the next cycle. This basic circuit arrangement may be explanation is, furthermore, restricted to the steady
used in conjunction with step-up and step-down trans- 10
 state operation of this circuit under conditions of cyclic
formers in capacitor-voltage-doubling circuits, capaci- stability.
tor-voltage multiplying circuits, and in other ways to Solid-state switches, are contemplated which may be
realize the above objects. -
 the si|icon controlled rectifiers CR, and CR2 as illus-
The invention accordingly comprises the features of
 trated ;n tne FIG. I. These devices have an anode, a,
construction, combinations of elements, and arrange- 15
 a cathode, c, and a trigger gate electrode, g, (see the
ment of parts, which will be exemplified in the con-
 F1G 5> CR,2). A tirning circuit CL, provides pulses to
structions hereinafter set forth, and the scope of the in-
 cause tne swjtches to assume their on state. The timer
vention will be indicated in the claims.
 CLi as wen as the timers of tne otner FIGURES, pro-
BRIEF DESCRIPTION OF THE DRAWINGS
 7n
 vides
 Periodical cyclically alternating trigger pulses to
their respective SCRs. Each of these SCRs turned on
For a complete understanding of the nature and ob-
 on, if the companion switch has completed its conduc-jects of the invention, reference should be had to the
 tion ,e and has furthermore, completed its opening
following detailed description taken in connection with
 ss ^^ swjtches are turned off autornatica,ly
th
*
 acc
°
mpaniymg drawings in which: .
 when the current tends to reverse. Details of the timerThe FIG. 1 is a schematic diagram of a simple .three- 25 ^ .^
 Q ^ ^ ^ hereinafter described
sectoon embodiment onhe mv^on-, . „. With reference to the FIG. 1, a source of potentials.
The FIGS. 2a, 2b, 2c and 2d are waveform diagrams .g shown havj .^ ^ termina, CQ ,£ ^ com.
useful,n explanat,on of the operat.on of the circuit of
 mon conducto* and £ positive termina, connected to
The FIG.'3 is an equivalent circuit of a portion of the 30 one end ofan inductor L, The other terminal ofthesin-
... . .... „„ ,
 v
 ductor LI is coupled to the anode of a SCR CRi. The
embodiment of the FIG. 1; , , ,. .-,„, . , „ .
The FIG. 4 is an equivalent circuit of a further por- ca'hode f <?' « connected to a capacitor C, and an
tion of the embodiment of the FIG. 1; induct°' LzTThe Sate electrode of CR, is coupled to a
The FIG. 5 is a schematic diagram of a voltage step- "™r CL,. The other end of the capacitor C, is con-
up embodiment of the invention featuring voltage- 35 nected to a current detector 120 whose output to the
doubling capacitors; tlmer CL< °"a conductor 121 will control the cyclic
The FIG. 6 is a circuit diagram of a further embodi- operation of the switches CR, and CR2. The current de-
ment of the invention involving voltage transformation tector 12° ls then couPled to the common conductor,
by a transformer- he swltch CR2IS connected to the inductor L2 while
The FIG. 7 is a further embodiment of the invention 40 its cathode is connected to a capacitor C2, a diode D,
and illustrating the manner in which voltage step-down and m '"ductor L0. The gate electrode of CR2 is con-
is accomplished' nected to the timer CL,. A load indicated by R/. is con-
The FIG. 8 is another configuration of the invention nected across from the common conductor to the other
featuring voltage step-down; end of the inductor L0. A capacitor C0 is in parallel with
The FIG. 9 illustrates still another configuration of a 45 the load Rt- The other terminals of the capacitor C2
voltage step-down embodiment; and the diode D connected to the common conductor.
The FIG. 10 illustrates a portion of still another em- The circuit configurations of the equivalent circuits
bodiment to achieve voltage step-down; and, of the FIGS. 3 and 4 will be discussed later with refer-
The FIG. 11 presents in block diagram form the con- ence to the operation of the circuit of the FIG. 1.
trol system for the converter which includes the timer 50 Ir< the FIG. 5, the source E, has its positive terminal
and the current detector. connected to a pair of inductors L,, and L,2. The induc-
tors LI, and L,2 are in parallel relationship and are con-
DESCRIPTION OF THE PREFERRED
 nected also to the switches CR,, and CR12( respectively.
EMBODIMENTS jhe gate electrodes of CR,, and CR,2 are connected to
In the drawings, inductors, capacitors, diodes, silicon 55 a timer CL5 via a pair of conductors 50 and 51 while
controlled rectifiers and resistors are designated by the cathode of CR,, is connected to an inductor L2. The
conventional symbols and by reference characters L, cathode of CR,2 is connected to a capacitor C,2and the
C, D, SCR, and R with various subscripts. In the specifi- anode of a switch CR22. A capacitor C,, and the anode
cation and claims the reference characters for indue-
 6Q of a switch CR,3 are connected in series, the other ter-
tors, capacitors, and resistors may also be used as alge- minal of the capacitor C,, being connected to the cath-
braic symbols to represent the inductance in henrys, ode of the switch CR,, while the cathode of the switch
the capacitance in farads, the resistance in ohms of the CRI3 is connected to the common conductor. The cath-
seyeral parts. In each case the sense of the usage will ode of the switch CR^ is connected midway between
be clear from the context.
 65 the capacitor Cu and the anode of the switch CR,3. The
Explanation of this circuit is simplified by the as- gate electrode of CR,3 is connected to the timer CL8 via
sumptions that (1) the period of natural resonance of a conductor 52 so that it receives pulses at the same
the low pass filter section composed of elements L0 and time as CR,, and CR,2 through the conductors 50 and
3,808,511
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51. The capacitor C,2 has its other terminal connected the timer CL7 to the switches CR7, and CR73, respec-
to a current detector 120 as in the-FIG. 1.' lively, while a pair of conductors 73 and 77 couple the
The other terminal of the inductor L2 is connected to timer CL7 to the switches CR74 and CR72, respectively,
the anode of a switch CR2| whose cathode is connected The gate pulses are applied on the conductors 71
to a capacitor C2, a diode D, and ah inductor L0. The 5 and 75 to the gate electrodes of CR7i and CR73 at
gate electrode of CR2, is connected to the timer CL5 via the same time. Similarly, the gates of the switches
a conductor 53 and it receives pulses at the same time CR72 and CR74 receive pulses at the same time via
as the gate electrode of CR22 via a conductor 54. The the conductors 73 and 77.
other terminals of the capacitor C2, the diode D, and A further arrangement is illustrated in the FIG. 8
the capacitor C0 are connected to the common termi- 10 wherein an inductor L8) and a diode D81, in series, are
nal while the load RL Is impressed in parallel across the coupled in parallel to similar elements LH2 and D82
capacitor C0. • which are then both connected in series to a switch
In the FIG. 6, an embodiment is illustrated wherein CR8i. The gate electrode of the switch CR8, is coupled
a transformer T is employed to provide circuit isolation to the timer via a conductor 81 while the cathode elec-
or voltage or current step-up as desired. The source of 15 trode would be connected to charge a capacitor CH|.
E, has its positive terminal connected in series, respec- Another configuration of a step-down embodiment is
lively, with an inductor L, and Ihe anode of CR,. The illustrated in the FIG. 9 wherein the anode of a diode
gate electrode of CR, is coupled to a timer CL6 via a D91 is coupled to Ihe common conductor while its calh-
conductor 61 while the cathode of CRi is connected in ode is connected through a capacitor C91 to Ihe anode
parallel with a capacitor C,, winding W,, and winding 20 of a diode D&. In parallel with the diode D91, the capac-
W,2 of the transformer T. The windings W,, and W|2 itor C9| and the diode DM, are series elements C92 and
form the primaries of the transformer T while a pair of 'D^. The calhodes of the diodes 092 and D93 are con-
windings Wzg and W24 form secondaries. The switch nected logelher and lo an inductor L91. The other ter-
CR61 is connected lo Ihe olher end of the winding W,, minal of the inductor L9, is connected to the anode of
and Ihe common conductor while a switch CR^ is con- 25
 a switch CR9I. The cathode of CRm is connected lo a
nected to Ihe other end of winding W,2 and the com- . capacitor Cgs and an inductor L^. The other terminal
mon conductor. The gate eleclrodes of the switches _ of the inductor L^ would be connected to a load cir-
CR61 and CR62 are controlled by Ihe timer CL« through cuit. The other end of the capacitor C93 is connected to
a pair of conductors 63 and 65, respectively. A source the common conductor. The switches CR91 and CR92
of potential E^ has its positive terminal at ground while 30 are controlled by a timer (not shown) on a pair of con-
its negative terminal is connected in parallel to a pair ductors 92 and 91, respectively,
of resistors R61 and R62 which are then coupled, respec- In the FIG. 10, a portion of a circuit is illustrated lhat
lively, to the anodes of;the swilches CR6| and CR^. would be substituted, for example, for the lower por-
The output windings Wzj and W24 are connected to tion of the circuit of the FIG. 5. As illustrated, the fol-
Ihe common conductor while Iheir olher ends are cou- 35 lowing elemenls are in parallel relalionship: a source of
pled, respectively, to a pair of diodes D2 and D,. The potential E,, a diode D,0, a.capacitor C102, a capacitor
calhodes of Ihe diodes D, and D2 are coupled together C,03, a capacitor CKM, and .a load indicated by a resistor
and to a capacitor C2, a diode D, and an inductor L0. R/.. The lower ends of these elements are connected in
A capacitor C0 is in series between the inductor L,, and common except lhal a switch CR102 is connected be-
the common terminal while the other terminals of the 40 tween Ihe capacitors C102 and C103 while a second
capacitor C2 and the diode D are also connected to the switch CR,0i is connected between the source of poten-
common terminal. A load indicated by a resistor R;. is tial E, and the diode D,0, as illustrated. The switches
in parallel relationship across the capacitor C0. A cur- CR|0t, CR102, and CR,03 are controlled by a timer, not
rent detector 120 is employed as in the other FIG- shown in the FIG. 10.
URES. • • ' 45 The switches CR of the present invenlion are con-
The FIGS. 7, 8, 9, and 10 show Ihe embodimenls of Irolled by Ihe tinier as previously set forth. The timer
the invention whereby voltage step-down is accom- may take a number of different forms and the FIG. 11
plished. The circuitry of the FIG. 7 is easiest described is illustrative of a timer which may be employed in the
by stating that a source of potential E, has ils negative practice of the invention. The limer normally will uli-
lerminal connected lo Ihe common conductor and Ihe lize a pair of output pulse bearing conductors as shown
following elements are in series with the positive termi- in Ihe FIGS. 1 and 5; however, Ihe embodimenl of Ihe
nal of E,: an inductor L7I, a swilch CR71, an inductor FIG. 6 employes a ihree sequence operalion so lhal
L72, a switch CR72, an inductor L70 and a capacitor C74. three individual conductors 61, 63, and 65 emanate
The other end of the capacitor C74 is coupled to the from the timer.
common therminal while a load indicated by a resistor With reference lo the FIG. 11, a current detector 120
R,. is impressed in parallel across this capacitor. A ca- is interposed at any convenient location such as be-
pacitor C7, is connected mid poinl between CR7, and .tween the capacitor C, and the common conductor as
the inductor Ln and lo a diode D7, Ihe anode of Ihe illuslraled in Ihe FIG. 1. The current detector 120 will
diode D7 being connected lo Ihe common conductor. delecl the flow of current as illustrated in the FIGS. 2c
From the point common to the capacitor C71 and the and 2d. The outpul of Ihe current detector 120 is di-
diode D, are the series elemenls CRra, an inductor L73, reeled via Ihe conductor 121 to a voltage discriminator
CRT4, and a capacitor C 73. The olher terminal of Ihe 122 which delects, as illustrated on Ihe waveform
capacitor C^ is connected lo a common conductor above the discriminator 122, when its outpul vollage is
while ils olher terminal is also connected lo Ihe calh-
 65 al the point 124,125, or at the point 126. If the voltage
ode of CR72. A capacitor Cn is connected between Ihe is at the point 126, it will commence operation of a
common conductor arid the point common to CR73 and ramp generator 128 and if the voltage is at the poinl
the inductor L73. A pair of conductors 71 and 75 couple . 127, a ramp generator 130 will commence functioning.
3,808,511
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The ramp generator 128 is insensitive to voltages at all , . ,, „ . , , , _ , _ . , ,
other levels whereas the ramp generator 130 is insensi- «') = ^/^ Av Sln <"•>' + *° (C/C*> < ' -cos
live to voltages at all other levels. ' • O>
With continued reference to the FIG. 11, a threshold where C is defined as C = (C^Q/d
detector 132 is coupled to the output of the ramp gen- 5 Av is defined as Av = v,(0)— vz(0)
erator 128 and, similarly, a threshold detector 134 is
 ancj Wo js defined as o>0 - I/ V/^C
connected to receive the output of the ramp generator
 and using the initial conditions /2(0) = 0
130. The threshold detector 132 will detect the level of
the ramp generator 128 which corresponds to the time L(dii(Q)/dt) = v,(0) - v2(0)
between the point 136 of the FIG. 2c and the com- in
 The voltage v2 during the time interval 0 « t « (ir/w«)
mencement of the next pulse at T. shown in the FIG.
 is now readu derived from the re|ation:
2d. The time lapse between the point 136 and T0 may ____
be adjustable by the setting of the threshold detection 1 ("' ,
level. After the threshold detector 132 has detected the MO-MO) + — J^ (it-!0)dt (2a)
threshold signal of the ramp generator 128, a pulse 15
from a pulse generator 138 is transmitted to CR, of the as
FIG. 1 or CR,,, CR,2, and CR13, or other CR's, all of --- •_ "~-"._T.-i: .'..""" '~—~
' which may be termed the first group of switches. v t(t) = v»(0) + -£ [I -cos airf] A»-/0
The output of the threshold detector 134 of the FIG. . ' C2 L J
11 is coupled to a previously set single-pole double- 20 — — —
 2
throw switch 140 so that in the operation of a circuit [ _£_sjn w L \
" °similar to that of the FIG. 6, the switch 140 would be C'wo C, + C2
in its lower position so that the output of the threshold • ,
detector 134 is directed to a bistable multivibrator 142. At /=7r/(u'" V*C> reaches a maximum given by
For other embodiments shown in the FIGS, the switch 25
 V2(7r/ft)o)=v2(0)-l-2(C/C2) Av- (/o/C,4C,) (ir
140 would be set in its upper position so that the output
of the threshold detector 134 would be coupled only to (5)
a pulse generator 144, which is similar to the pulse gen- Current i2(r) subsides at f=7r/a>0 and the current
erator 138. The output of the pulse generator is di- through the switch CR2 tends to reverse so that the con-
rected to what may be termed the second group of CR's 30 trolled rectifier CR2 is opened, but capacitor C2
such as CR2, or CR21 and CR22 or CR61. continues to be discharged by the current source - /„
It will be noted from the FIG. 6, that the timer CL6 which represents the "constant" current in inductor L0.
is required to provide a sequence of three pulses on the The voltage .v2(/) then declines linearly during the re-
conductors 61, 63, and 65 whereas the other circuits maining time interval ir/(i>0<t<T0 before C/?2 recloses
require only a sequence of two pulses. As noted earlier, 35 thus: .
during the operation of the circuit of the FIG. 6, the _
switch 140 would be in its lower position so that the bis- V2( / ) ~ v^/^»> (Ai/C2) (t irlo>0)
table multivibrator 142 would alternately supply signals (6)
to the pulse generator 144 and a pulse generator 148. and under condition' of cyclic stability,
During the operation of this circuit, the sequence 40
would be as follows: , v
 2(70) = v2(7r/w()) - (/0/C2) (70 - 7r/a>0).
the pulse generator 138 would first pulse CR, on the (60)
conductor 61; the pulse generator 144 would next The DC voltage e0 that appears at the output terminals
pulse CR6, on the conductor 63; the pulse generator of the output filter corresponds to the time average v2nr
138 would again pulse CR, on the conductor 61; and, 4:>
 of v2((), i.e.,
the pulse generator 148 would then pulse CR^ on the ____ _' _____ __
conductor 65. Thereafter, the cycle repeats. 1 fr° _ ___ .
With reference to the FIG. 1, and starting at time / e» = ^T J V'Mat = v-M (7)
= O~, when both CR, and CR2 are open and CR2 is " "
about to close, /,(0) = /2(0) = 0 and the capacitors C, 5 After integration of v2(0 as expressed by relation (4)
and C2 are charged to potentials of v,(0) and v2(0) re- and using its values at f=77-/o>0 and t=T0 respectively, it
spectively. The output voltage ea of the circuit is im- is construed that
pressed across the load R^. The current I0 flows in the . - -. — -- = --------- : - ._'! ----
inductor L0. The controlled rectifier or switch CR2 ,«. 1-f f"'™0
closes at time r = O+. The current/, that flows after clo- 55 v*°r =
sure of CR2 may be calculated with reference to the
simplified equivalent circuit depicted in the FIG. 3; ~^_ (oYlf T __ —11 (8)
and, the corresponding waveform is illustrated in the [ ° wo-J J
FIG, Id. The voltage equilibrium in this circuit is given . . ...... ___ .
by the relation- making use of the formerly introduced assumption that
- . /0 remains invarient. After working out relation (8) it
(1) is found that:
— - - • f171'"0 , -. , • * r , , c -\ ci0di, '"" ..... ""~/~77 - -•• --- 65 »,(«)*=•— U t ( 0 ) + — A t » . -2— —
/«\ ' I - • j I 2 , rn\ i ' I /• ' j \ J Jo OJo L C2 J C|COJv , (0 )— — I i2dt = L- -- \ - v 2 ( Q ) + — \ (it — I0)dt 20C,Jo at C 2 J 0 . . ______ "
! ^ t * V
Solution of the differential equation (2) leads to: 2 C,-(-C2 \o)0/
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and then that terns employing triggered devices, for the purposes of
a minimization of the forward voltage drop, then
V*, = ( l/ro) { (TT/OJo) [V2(0) + (C/C2) AV - %
(/0/C,-K72) 7r/a.0]-2 (C/0/C2W)
+ % [2vj(0) + 2(C/C2) Av - (/0/C,+C2) (ir/wo)][7-0 - 5
7T/tl>0]}
(86). . 2 (WE.?-,,) (C/C2)2 « 1
Regrouping terms leads to: ' d4>
v2aD = v2(0) + (C/C2) Av - ~ 10
<8c)
The waveform of v2(/) is depicted in FIG. 2b and v2ap and becomes a negligible quantity when compared to
is the average value of that curve. So far it has been tac- 15
 trie output voltage reduction due to regulation losses,
itly assumed that v2(/) returns after every completed jnjs shows that
cycle to v2(0) and finds a voltage of v,(0) on capacitor
C, whenever the charge on C2 should be replenished.
Consider the variations in capacitor voltage v,(r). It _
is assumed that at time f=O, v, = v, (0). Then: 20 " eoav ~ ^"
• :
 : (15)
(9)
-- -. _-- — ...... Is long as /0 <<.ES, which concludes the proof that
and at time t - 77/o>0, • 25 the series capacitor DC transformer is ideally load
V,(TT/OJO) = v,(0) - 2(C/C,) Av - /„ (C/C2) (TT/COO) insensitive, as long as the stipulated restrictions are
observed.(10)
This potential v, remains constant—after opening of _, . , • , , . . •
 r r.u . L. -n . . A<-r> .-H-D i j . • . . . n TU The simple i ustrative form of the network illustratedCR.-unt,l.CR, closes and current „ starts to How. The
 30 P, explanatory drawings of the FIGS.
character of the current „ ,s that of a sinusoid as de-
 apd , wi,, not ^genen/utiHt si^ce the source
Trefdi'lv caYcutedl?86 "' ° ' = " of electrical energy (the battery) itself provides a simi-is reaany calculated as.
 |ar degree of ioad insensitivity. However, the principles
v,[7r/a)0i — kT0]= 2E — v, (ir/(aol) = v,(0) which have been applied and the analysis as just devel-35
 oped may be applied equally well to the more complex
. "V circuits shown in the remaining FIGURES.
w
 Reference will now be had to the step-up embodi-
o>oi = 1 / VL,C, ment shown in the FIG. 5. A pulse from the timer CL5
_ , ._, / IT\ to tne switcnes CR,,, CR,2, and CR13 will permit cur-1 k <( /o-nVaW/oJ 40
 rent fjow through the inductors L,, and L,2 so that the
An equivalent circuit for the path of i, is depicted in pair of capacitors C,, and C,2 are charged in parallel.
FIG. 4. Switch CR, closes at time f = kT0. Relations By the surge charging method as described, the capaci-
(10) and ( 1 1 ) are solved for: tors C,, and C12 are charged to peak potentials greater
F~ in\ rir \ KV u. (i r-i-r \ than the potential of E, by an amount proportional to
t-, ~ v,(0) - (CYC,) AK - % (/0C,-K,2) TT/G>O 45 the |oad RL The re|ative location of these capacitances
(12) within the basic scheme as described above is changed
or after the switches CR,,,CR,2, and CR,3 open at the end
F ~ ( C i r ± r \ rm + ir ir-t-r •» mi— of the charging cycle whereupon the capacitors Cu andt-* — (C,/C,+C2) v, (0) + (C^C,+C2) vz(U) — ^^ are n&w COUp|ed in series by a pulse from the timer
^(/o/Ci+Q) TT/WO 50 ^Lj ^jpj, causes the closure of the switch CR^and
(I2a) the switch CR21) and then discharged through the in-.
Relation 8c is rewritten as: ductor L2 and the now closed switch CR2, to charge the
— //"//" r» <• //"_i_^-\ tr\\ u, capacitor C2 so that it will ascertain an average voltagev2ar - (C,/C,-K:2) y,(0) + (C2/.C-|4t2) v2(0) - % Qf 2E< A ^ ca,,ed ..free whee|jng" diode D parallels
(/0/C,-I-C2) TT/WO - 2(/o//o) (C/C2) LZ 55 the capacitor Cj to prevent a negative polarity of the
(8d) capacitor C2 under transient conditions. The function
A measure for the deviation of e^v from E, is gained by of the inductor LO and the capacitor C0 is to act as a fil-
forming the ratio tering network for the load RL so that a more constant
_ output to the load is maintained. Subsequently, the
(Et—eav/E,) = 2 (lo/E,) (Li/To) (C/C2) 60 CyCje repeats through the action of the current detector
(13) 120 and with the timer CL5 initiating subsequent pulses
It is noted that: • so that voltage across the load R, remains constant.
C < Ct since C is a series combination of C, and C2 By similar circuits involving more than two capaci-
2Z-2 < T0 since 7r/oj0 < T0 with V/L2Z2"= l/o>0 and tors charged in parallel, the voltage may be stepped up
where by any desired multiple (less than one, one, or more
0.1 < (ZVO < 10 than one). Similarly, current may be stepped up, and
If. furthermore, I/„!«£, as commonly found with sys- voltages stepped down, by charging capacitors in series
3,808,511
11 12
and discharging them in parallel. For these circuits, at- quent pulse on conductors 73 and 77 from the timer
tention is directed to the remaining FIGURES to be CL^ to the switches CR72 and CR74 will discharge the
hereinafter described. In addition, input-output isola- capacitors C7, and C72 in parallel through inductors L72
tion may be achieved similarly by appropriate addi- and L73, respectively, into the capacitor C73. As illus-
tional switching elements, also to be hereinafter de- 5 trated, the capacitor C73 is available to supply a con-
scribed. An advantage of these capacitor arrangements slant multiple of voltage E, to the load indicated as a
is the elimination of a wire-wound transformer at the resistor RL.
mere expense of one additional forward voltage drop in The schematic of the FIG. 8 illustrates the discharge
one solid-state switch (CR) per stage of voltage level c- circuit of another embodiment. Wherein the switches
hange. 10 CR72 and CRhd 74 of the FIG. 7 are replaced by a pair
The arrangement of the FIG. 5 is deemed the pre- of diodes, respectively, D8, and D82 so that upon the re-
ferred embodiment of the invention in the sense that
 ceipt of an initiating pulse on a conductor 81 from a
some number of capacitors for voltage or current mul- timer to the switch CR«,, the load supply capacitor C»,
tiplication ordinarily will be selected, and an appropri-
 w;u De charged.
ate number of stages chosen as the design requirements 15
 The embodiment of the FIG. 9, illustrates a circuit
for a particular use may require.
 for charging a pair of capacitors in series and discharg-
The FIG. 6 is a diagram of an embodiment of the in-
 ing these capacitors in parallel. More specifically, a
vention wherein a transformer T is employed to pro-
 puise on a conductor 91 to a switch CRm would turn on
vide circuit isolation or voltage for current step-up as
 CRm so that the incoming current How would be to the
desired. For more effective use of the iron core, a push- 20
 capachor Cn and through the switch CR92 to „ capaci.
pull arrangement is preferred, as shown. The trans-
 tor ^ After the switch CRji2 opens a pulse on a con.
former T includes a pair of primary windings Wn and ductor 92 fronvthe timer wou)d close the switch CRj)i
W,2 and a pair of secondary windings W23 and W2<. The so that the capacilor c discharges through a diode D^
primary windings W,, and W,, are arranged with their
 and the acitor Cz discharges through a diode D91.
turns opposed as conventionally md.cated by the dots 25 ^
 current ^  ^ ^ .^^ ^ e
and are connected to discharge the capacitor C,
 the load capacitor C93. .
alternately through theswitches CR6, or CR«2. A pair The FIG. 10 demonstrates the feasibility of DC isola-
of resistors R«, and R62 are coupled to a potential tjon whjch be desjrable m {he eyem ^ a cQm
source E65 and the anodes respectwely, of CR61 and mon d wou|d not be used |nitia|| the cj_
CR62 to assis the turn-off of their respectwe sw.tch by 30 * ^ ^ ^ jn >. H
balancing out the small magnetizing current. ., ,. ..
 c "r . ... .. C1/-, n. ,
~,
 6
 .. ,. , . °. , ,
 6
_,_ , . . .. • the function of the circuit in the FIG. 9 by a pu se onThe operation of the circuit of the FIG. 6 is again dis- . . ,„, . . • , .. , „' ^
cussed after establishment of steady state conditions. a conduc;°r 103 «° turn °n *e switch CR103. The ca-
All CR switches are operated from its respective timer Pacitt|re C.™ ™d C'«5 wo"ld^e cha^ed to ^he ^eler-
circuit (see the FIG, 11) which is programmed to suit 35 ence level of the source E, Next, the switches CRIOI
the following discussion. and CR,« are pulsed together (as we I as other switches
Switch CR, is turned on by a pulse on a conductor 61 abov^ the dottued llne a"d "^ Sh™^ The"'the °fP3C'from the timer CL6, current will flow into the capacitor ltlor C"« a"d *e capacitor C1M discharge by a pulse to
C, charging it to its peak value. Subsequently, the the swltch £*'« (^h.ch would also be applied to a
switch CR, opens and after the expiration of a time pe- 40 swltch not shown and above the dotted lme) so that tne
riod as determined in the current detector 120 (and the capacitors C,03 and C104 are charged to the reference
ramp generators and the threshold detectors of the level of the load indicated symbolically as a resistive
FIG. 11), a pulse appears on a conductor 63 from the load at CR|-
timer CL« to turn on the switch CR6, which results in The foregoing analysis and discussion is general and
connecting the charged capacitor C, through the wind- 45 lmear- The circults of the Present invention are opera-
ing W,,. The resulting surge of primary current induces ble over wlde ranges of parameter values. The choice
a voltage in the secondary windings W23 and W24. Also of tne particular values depends upon the function to
current now flows through the diode D, to allow the re- be performed. If reduction in weight is of primary con-
charge of the capacitor C2. The switch CR6, opens and cern. a relatively high operating frequency is selected
next, a pulse on the conductor 61 would again close 5 which minimizes the size and weight of the inductors
CR, so that the capacitor C, is again recharged. There- and the capacitors.
after, a pulse on the conductor 65 from the timer CL6 '» wil1 th"s °e seen that the objects set forth above,
to the switch CR62 would induce a flux change so that among those made apparent from the preceeding de-
current flows in the secondary winding W23, the recti- scription, are efficiently attained and since certain
fier D2 and to charge the capacitor C2. As previously set changes may be made in the above instructions without
forth, the sequence of pulses from the timer CL6 would departing from the scope of the invention it is intended
be on the conductor 61, the conductor 63, the conduc- that all matter contained or shown in the accompany-
tor 61, and the conductor 65. Thereafter, the cycle re- ing drawings have been interpreted as illustrative and
- peats. During the sequence of charging and discharging
 60 not as limiting.
the capacitor C, and the opening and closing of the The invention relates to switching circuits in which
switches, the capacitor C2 is available to supply current capacitors are being respectively charged in series and-
to the load R, at a constant voltage. /or parallel combinations from a source of electrical
The FIGS. 7, 8, 9, and 10 illustrate further embodi- energy in a pulsating manner, whereby the current is
ments and ramifications of the invention. For example,
 65 limited by insertion of an inductor in the path of the
in the circuit of the FIG. 7, a pulse on the 'conductors charging thus forming a resonant impedance in con-
71 and 75 to CR7, and CR73 will cause the.capacitors junction with the capacitors and causing resonant cur-
C7, and C72 to be charged in series. Thereafter, a subse- rent turned-off in the unidirectional control and/or un-
13
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controlled switching devices. The'capacitors discharge
in turn continuously into a load.
It is also to be understood that the following claims
are intended to cover all the generic and specific fea-
tures of the invention herein described and all state- 5
ments of the scope of the invention which, as a matter
of language, 'may be said to fall therebetween.
What is claimed is:
1. Apparatus for maintaining a selected potential
across a load wh;ch may differ from the potential of a 10
source comprising: first and second inductive impe-
dance means; first and second capacitive means; filter
means terminated in a load; means for selectively
charging said first capacitive means through said first
inductive means; and, means for selectively discharging 15
said first capacitive means through said second induc-
tive means to said second capacitive means, said filter
means and said load.
2. Apparatus for maintaining a selected potential
across a load which may differ from the potential of a 20
source comprising: first and second inductive impe-
dance means; first and second capacitive means; filter
means terminated in a 'oad; means including silicon
controlled rectifiers for selectively charging said first
capacitive means through said first inductive means; 25
means including further silicon controlled rectifiers for
selectively discharging said first . capacitive means
through said second inductive means to said second ca-
pacitive means, said filter means and said load; and,
timing means for controlling the operation of said sili- 30
con controlled rectifiers and said further silicon con-
trolled rectifiers.
3. An energy transmission circuit as defined by claim
10 wherein said timing means operate in a repetitive
cycle having a period T0.
4. An energy transmission system as defined by claim
3 wherein said filter means includes an inductor con-
nected in series relationship to said load and an output
capacitor connected across said load having a capaci-
tance C0 and wherein the product of said capacitance
in farads, multiplied by the inductance L0 in Henrys of
said output inductor is much greater than the square
T02 of said period in seconds.
5. A power converter for supplying power from a
source of power to a load comprising:
a first inductive impedance;
a first switch;
a first voltage storage means for storing current, said
first inductive impedance, said first switch and said
first voltage storage means being connected in se-
ries with said source of power;
a second inductive impedance;
a second switch;
a second voltage storage means for storing current, „
said second inductive impedance, said second
switch and said second voltage storage means being
connected in series, said series connection being
connected in parallel with said first voltage storage
means, said load being connected in parallel with ,„
said second voltage storage means;
a third switch, said third switch being connected in
series with said first inductive impedance, said first
switch and said first voltage storage means;
a fourth switch;
a fifth switch;
a third inductive impedance, said fourth switch, said
fifth switch and said third inductive impedance
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being connected in series, said series connection
being connected in parallel with said series con-
nected first switch, said first inductive impedance
and said first voltage storage means; and,
a third voltage storage means for storing current, said
third voltage storage means being connected in
parallel with said series connected third and fifth
switches.
6. A power converter as claimed in claim 5 including:
a current detector connected in series with said third
voltage storage means; and
a timer circuit connected to said current detector cir-
cuit and to said first, second, third, fourth and fifth
switches for sequentially enabling said switches in
a predetermined manner to allow said switches to
pass current.
7. A power converter as claimed in claim 6 wherein:
said first, second, third, fourth and fifth switches are
first, second, third, fourth and fifth silicon con-
trolled rectifiers, the gates of said silicon controlled
rectifiers being connected to said timer circuit; and
said first, second and third voltage storage means are
first, second and third capacitors.
8. A power converter as claimed in claim 6 including:
a LC filter circuit connected between said second ca-
pacitor and said load, the inductor of said LC filter
circuit being connected in series with said load and
the capacitor of said LC filter circuit being con-
nected in parallel with said load; and
a diode connected in parallel with said second capac-
itor.
9. A power converter for supplying power from a
source of power to a load comprising:
a first inductive impedance;
a first switch;
a first voltage storage means for storing current, said
first inductive impedance, said first switch and said
first voltage storage means being connected in se-
ries with said source of power in the order named;
a second inductive impedance;
a second switch;
a second voltage storage means for storing current,
said second inductive impedance, said second
switch and said second voltage storage means being
connected in series, said series connection being
connected in parallel with said first voltage storage
means, said load being connected in parallel with
said second voltage storage means;
a diode, said diode being connected in series with
said first inductive impedance, said first switch and
said first voltage storage means;
a third switch;
a third voltage storage means for storing current, said
third switch and said third voltage storage means
being connected in series, said series connection
being connected in parallel with said diode;
a third inductive impedance; and
a fourth switch, said third inductive impedance and
said fourth switch connected in series from the
junction between said third switch and said third
voltage storage means to the junction between said
second switch and said second voltage storage
means.
10. A power converter as claimed in claim 9 includ-
ing a timer circuit connected to said first, second, third
and fourth switches in a predetermined manner to
15
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allow said first, second, third and fourth switches to
pass current.
11. A power converter as claimed in claim 10
wherein:
said first, second, third and fourth switches are first,
second, third and fourth silicon controlled rectifi-
ers, the gates of said first, second, third and fourth
silicon controlled rectifiers being connected to said
timer circuit; and
said first, second and third voltage storage means are
first, second and third capacitors.
12. A power converter as claimed in claim 10 includ-
ing:
a LC filter circuit connected between said second ca-
pacitor and said load, the inductor of said LC filter
circuit being connected in series with said load and
the capacitor of said LC filter circuit being con-
nected in parallel with said load.
13. A power converter as claimed in claim 12 includ-
ing:
a fifth silicon controlled rectifier connected in series
between said source of power and said diode and
having its gate connected to said timer; and
a sixth silicon controlled rectifier connected in series
between said second and third capacitors and hav-
ing its gate connected to said timer.
14. A power converter for supplying power from a
source of power to a load comprising:
a first inductive impedance;
a first switch;
a first voltage storage means for storing current, said
first inductive impedance, said first switch and said
first voltage storage means being connected in se-
ries with said source of power;
a second inductive impedance;
a second switch;
a second voltage storage means for storing current,
said second inductive impedance, said second
switch and said second voltage storage means being
connected in series, said series connection being
connected in parallel with said first voltage storage
means, said load being connected in parallel with
said second voltage storage means;
a first diode, said diode being connected in series
with said first inductive impedance, said first switch
and said first voltage storage means;
a second diode, said second diode being connected
in series with said second inductive impedance,
said second switch and said second voltage storage
means;
a third switch;
a third voltage storage means for storing current, said
third switch and said third voltage storage means
being connected'in series, said series connection
being connected in parallel with said first diode;
a third inductive impedance; and
a third diode, said third inductive impedance and said
third diode connnected in series from the junction
between said third switch and said third voltage
storage means to the junction between said second
switch and said second diode.
15. A power converter as claimed in clainr!4 includ-
ing a timer circuit connected to said first, second, and
third switches for sequentially enabling said first, sec-
ond and third switches in a predetermined manner to
allow said first, second and third switches to pass cur-
rent.
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16. A power converter as claimed in claim 15
wherein:
said first, second and third switches are first, second
and third silicon controlled rectifiers, the gates of
said first, second and third silicon controlled recti-
fiers being connected to said timer circuit; and,
said first, second and third voltage storage .means are
first, second and third capacitors.
17. A power converter as claimed in claim 16'includ-
ing: . .
a LC filter circuit connected between said second ca-
pacitor and said load, the inductor of said LC filter
circuit being connected in series with said load and
the capacitor of said LC filter circuit being con-
nected in parallel with said load.
18. A power converter as claimed in claim 17 includ-
ing:
a fourth silicon controlled rectifier connected in se-
ries between said source of power and said first
• diode and having its gate connected to said timer;
and
a fifth silicon controlled rectifier connected in series
between said second and third capacitors and hav-
ing its gate connected to said timer.
19. A power converter for supplying power from a
source of power to a load comprising:
a first inductive impedance;
a first switch;
a first voltage storage means for storing current, said
first inductive impedance, said first switch and said
first voltage storage means being connected in se-
ries with said source of power;
a second inductive impedance;
a second switch;
, a second voltage storage means for storing current,
said second inductive impedance, said second
switch and said second voltage storage means being
connected in series, said series connection being
connected in parallel with said first voltage storage
means, said load being connected in parallel with
said second voltage storage means;
a first diode, said first diode being connected in series
with said first inductive impedance, said first switch
and said first voltage storage means;
a second diode, said second diode being connected
in series with said second inductive impedance,
said second switch and said second voltage storage
means;
a third switch;
a third voltage storage means for storing current, said
third switch and said third voltage storage means
being connected in series, said series connection
being connected in parallel with said first diode;
and
a third diode, said third diode connected from the
junction between said third switch and said third
voltage storage means to the junction between said
second diode and said second inductive impe-
dance.
20. A power converter as claimed in claim 19 includ-
ing:.
a timer circuit connected to said first, second and
third switches for sequentially enabling said first,
second and third switches in a predetermined man-
nerto allow said first, second and third switches to
pass current.
17
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21. A power converter as claimed in claim 20
wherein:
said first, second and third switches are first, second
and third silicon controlled recitifiers, the gates of
said first, second and third silicon controlled recti-
fiers being connected to said timer circuit; and,
said first, second and third voltage storage means are
first and second capacitors.
22. A power converter as claimed in claim 21 includ-
ing:
a LC filter circuit connected between said second ca-
pacitor and said load, the inductor of said LC filter
circuit being connected in series with said load and
10
the capacitor of said LC filter circuit being con-
nected in parallel with said load.
23. A power converter as claimed in claim 22 includ-
ing:
a fourth silicon controlled rectifier connected in se-
ries between said source of power and said first
diode and having its gate connected to said timer;
and,
a fifth silicon controlled rectifier connected in series
between said second and third capacitors and hav-
ing its gate connected to said timer.
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